logo
logo
x
바코드검색
BOOKPRICE.co.kr
책, 도서 가격비교 사이트
바코드검색

인기 검색어

일간
|
주간
|
월간

실시간 검색어

검색가능 서점

도서목록 제공

[eBook Code] Nano-CMOS Design for Manufacturability

[eBook Code] Nano-CMOS Design for Manufacturability (eBook Code, 1st)

(Robust Circuit and Physical Design for Sub-65nm Technology Nodes)

Greg W. Starr, Ban P. Wong, Anurag Mittal, Franz Zach, Victor Moroz (지은이)
Wiley-Interscience
209,930원

일반도서

검색중
서점 할인가 할인률 배송비 혜택/추가 실질최저가 구매하기
167,940원 -20% 0원
0원
167,940원 >
yes24 로딩중
교보문고 로딩중
notice_icon 검색 결과 내에 다른 책이 포함되어 있을 수 있습니다.

중고도서

검색중
서점 유형 등록개수 최저가 구매하기
로딩중

eBook

검색중
서점 정가 할인가 마일리지 실질최저가 구매하기
로딩중

책 이미지

[eBook Code] Nano-CMOS Design for Manufacturability
eBook 미리보기

책 정보

· 제목 : [eBook Code] Nano-CMOS Design for Manufacturability (eBook Code, 1st) (Robust Circuit and Physical Design for Sub-65nm Technology Nodes)
· 분류 : 외국도서 > 기술공학 > 기술공학 > 전기공학
· ISBN : 9780470382813
· 쪽수 : 408쪽
· 출판일 : 2008-12-29

목차

1. Introduction.

1.1 DFM - Value proposition.

1.2 Deficiencies in Boolean-based Design Rules in the sub-wavelength regime [6].

1.3 Impact of Variability on Yield and Performance.

1.4 The industry challenge - disappearing process window.

1.5 Mobility enhancement techniques - a new source of variability induced by design process interaction.

1.6 Design dependency of chip surface topology.

1.7 Newly exacerbated narrow width effect in nano-CMOS nodes.

1.8 Well proximity effect.

1.9 Scaling beyond 65nm drives the need for model based DFM solutions.

1.10 Summary.

PART 1: NEWLY EXACERBATED EFFECTS.

2. Lithography related Aspects of DFM.

2.1 Economic motivations for DFM.

2.2 Lithographic tools and techniques for advanced technology nodes.

2.3 Lithography limited yield.

2.4 Lithography driven DFM Solutions.

3. Interaction of layout with transistor performance and stress engineering techniques.

3.1 Introduction.

3.2 Impact of stress on transistor performance.

3.3 Stress propagation.

3.4 Stress sources.

3.5 Introducing stress into transistors.

PART 2: DESIGN SOLUTIONS.

4. Signal and Power Integrity.

4.1 Introduction.

4.2 Interconnect Resistance, Capacitance and Inductance.

4.3 Inductance Effects on Interconnect.

5. Analog and Mixed Signal Circuit Design for Yield and Manufacturability.

5.1 Introduction.

5.2 Guidelines.

5.3 Device Selection.

5.4 Device Size Heart Beat.

5.5 Device Matching.

5.6 Design Guidelines.

5.7 Layout Guidelines.

5.8 Test.

6. Design for Variability, Performance and Yield.

6.1 Introduction.

6.2 Impact of variations (introduced by both process and circuit operation) on the design.

6.3 Some Parametric Fluctuations with new implications for design .

6.4 Process Variations in Interconnects.

6.5 Impact of Deep Sub-Micron Integration in SRAMs.

6.6 Impact of Layout Styles on Manufacturability, Yield and Scalability.

6.7 Design for variations.

6.8 Summary.

PART 3: THE ROAD TO DFM.

7. Nano-CMOS design tools: Beyond model-based analysis and correction.

7.1 Introduction.

7.2 Electrical Design for Manufacturability (DFM).

7.3 Criticality Aware DFM.

7.4 On Guardbands, Statistics, and Gaps.

7.5 Opportunistic Mindsets.

7.6 Futures at ó 45nm .

7.7 Summary.

7.8 References.

이 포스팅은 쿠팡 파트너스 활동의 일환으로,
이에 따른 일정액의 수수료를 제공받습니다.
이 포스팅은 제휴마케팅이 포함된 광고로 커미션을 지급 받습니다.
도서 DB 제공 : 알라딘 서점(www.aladin.co.kr)
최근 본 책